Regviz

Microchip Technology /ATSAMV71J20 /PIOA /MDDR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as MDDR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Microchip Technology/ATSAMV71J20/PIOA/MDDR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (P0)P0 0 (P1)P1 0 (P2)P2 0 (P3)P3 0 (P4)P4 0 (P5)P5 0 (P6)P6 0 (P7)P7 0 (P8)P8 0 (P9)P9 0 (P10)P10 0 (P11)P11 0 (P12)P12 0 (P13)P13 0 (P14)P14 0 (P15)P15 0 (P16)P16 0 (P17)P17 0 (P18)P18 0 (P19)P19 0 (P20)P20 0 (P21)P21 0 (P22)P22 0 (P23)P23 0 (P24)P24 0 (P25)P25 0 (P26)P26 0 (P27)P27 0 (P28)P28 0 (P29)P29 0 (P30)P30 0 (P31)P31

Description

Multi-driver Disable Register

Fields

P0

Multi-drive Disable
P1

Multi-drive Disable
P2

Multi-drive Disable
P3

Multi-drive Disable
P4

Multi-drive Disable
P5

Multi-drive Disable
P6

Multi-drive Disable
P7

Multi-drive Disable
P8

Multi-drive Disable
P9

Multi-drive Disable
P10

Multi-drive Disable
P11

Multi-drive Disable
P12

Multi-drive Disable
P13

Multi-drive Disable
P14

Multi-drive Disable
P15

Multi-drive Disable
P16

Multi-drive Disable
P17

Multi-drive Disable
P18

Multi-drive Disable
P19

Multi-drive Disable
P20

Multi-drive Disable
P21

Multi-drive Disable
P22

Multi-drive Disable
P23

Multi-drive Disable
P24

Multi-drive Disable
P25

Multi-drive Disable
P26

Multi-drive Disable
P27

Multi-drive Disable
P28

Multi-drive Disable
P29

Multi-drive Disable
P30

Multi-drive Disable
P31

Multi-drive Disable

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data